
AD5174
Rev. B | Page 4 of 20
Parameter
Symbol
Test Conditions/Comments
Min
Max
Unit
Bandwidth
700
kHz
Total Harmonic Distortion
VA = 1 V rms, f = 1 kHz, RAW = 5 kΩ
90
dB
Resistor Noise Density
RWB = 5 kΩ, TA = 25°C, f = 10 kHz
13
nV/√Hz
1 Typical specifications represent average readings at 25°C, VDD = 5 V, and VSS = 0 V.
2 Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from the ideal between successive tap positions.
3 The maximum current in each code is defined by IAW = (VDD 1)/RAW.
4 Guaranteed by design and not subject to production test.
6 Resistor Terminal A and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar
signal adjustment.
7 Different from operating current; the supply current for the fuse program lasts approximately 55 ms.
8 Different from operating current; the supply current for the fuse read lasts approximately 500 ns.
9 PDISS is calculated from (IDD × VDD) + (ISS × VSS).
10 All dynamic characteristics use VDD = +2.5 V, VSS = 2.5 V.
INTERFACE TIMING SPECIFICATIONS
VDD = 2.7 V to 5.5 V, VSS = 0 V; VDD = 2.5 V, VSS = 2.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Unit
Test Conditions/Comments
20
ns min
SCLK cycle time
t2
10
ns min
SCLK high time
t3
10
ns min
SCLK low time
t4
15
ns min
SYNC to SCLK falling edge setup time
t5
5
ns min
Data setup time
t6
5
ns min
Data hold time
1
ns min
SCLK falling edge to SYNC rising edge
400
ns min
Minimum SYNC high time
t9
15
ns min
SYNC rising edge to next SCLK fall ignored
450
ns max
SCLK rising edge to SDO valid
tMEMORY_READ
6
μs max
Memory readback execute time
tMEMORY_PROGRAM
350
ms max
Memory program time
tRESET
600
μs max
Reset OTP restore time
2
ms max
Power-on 50-TP restore time
1 All input signals are specified with tr = tf = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.
2 Maximum SCLK frequency is 50 MHz.
3 Refer to t
MEMORY_READ
and tMEMORY_PROGRAM for memory commands operations.
4 RPULL_UP = 2.2 kΩ to VDD with a capacitance load of 168 pF.
5 Maximum time after VDD VSS is equal to 2.5 V.